

BOARD LEVEL SIMULATION SPECIALISTS

ICD Stackup Planner - offers engineers/PCB designers unprecedented simulation speed, ease of use and accuracy at an affordable price

- 2D (BEM) field solver precision
- Characteristic impedance, edge-coupled & broadside-coupled differential impedance
- Unique field solver computation of multiple differential technologies per stackup
- Heads-up impedance plots of signal and dielectric layers
- User defined dielectric materials library - over 16,250 materials up to 100GHz

ICD PDN Planner - analyze multiple power supplies to maintain low impedance over entire frequency range dramatically improving product performance

- Fast AC impedance analysis with plane resonance
- Definition of plane size/shape, dielectric constant & plane separation for each on-board power supply
- Extraction of plane data from the integrated Stackup Planner
- Definition of voltage regulator, bypass/decoupling capacitors, mounting loop inductance
- Frequency range up to 100GHz
- Extensive Capacitor Library – over 5,250 capacitors derived from SPICE models

Signal Integrity, Part 3

by Barry Olney

IN-CIRCUIT DESIGN PTY LTD

In last month's [column](#), I looked at the effects of crosstalk, timing and skew on signal quality. This month, I will continue to discuss signal integrity, in particular where most designers go wrong and how to avoid the common pitfalls.

Digital designs become less forgiving as edge rates and frequencies increase. What used to work in the past may not work now, and a different approach to layout may be necessary. Also, there may be many issues that aren't at first apparent, but affect the reliable performance of the product. Signal and power integrity issues, for instance, often manifest themselves as intermittent operation, which can be very difficult to nail. So it is best to find these issues during the design process and eliminate them at the source, rather than apply a Band-Aid solution after production.

I have analyzed many high-speed boards over the past 15 years and have established a process that I follow in order to achieve effective, consistent results. Not all assessments require expensive analysis tools, but rather common sense. I find that a large percentage of issues can be detected just by eye-balling the design—simulators don't pick up everything.

The first thing to look at, of course, is the board stackup. The substrate is the most important component of the assembly and needs to be planned correctly in order to maintain consistent impedance across layers, avoid unintentional signal coupling and reduce electromagnetic emissions. In Part 1 of this series, I set out the basic rules for stackup planning that should be adhered to. The most important being: All signal layers should be adjacent to, and closely coupled to, an uninterrupted reference plane,

Layer No.	Via Span & Hole Diameter	Description	Layer Name	Material Type	Dielectric Constant	Dielectric Thickness	Copper Thickness	Trace Clearance	Trace Width	Current (Amps)	Characteristic Impedance (Zo)	Edge Coupled Differential (Zdiff)	Broadside Differen
1	8 4 8	Soldermask		Liquid Photoimageable	3.8	0.5							
2		Signal	Top	Conductive			2.2	8	4	0.43	53.5	98.11	
		Prepreg		370HR; 1080; Rc= 66% (5GHz)	3.72	2.9							
		Plane	GND	Conductive			0.7						
		Core		370HR; 1-1652; Rc=43% (5GHz)	4.2	5							
3		Signal	Inner 3	Conductive			0.7	8	4	0.19	54.03	101.32	
		Prepreg		370HR; 7628; Rc= 50% (5GHz)	4.05	8							
		Plane	VDD	Conductive			0.7						
		Core		370HR; 3-7628/1080; Rc=44% (5G...	4.2	24							
		Plane	VSS	Conductive			0.7						
		Prepreg		370HR; 7628; Rc= 50% (5GHz)	4.05	8							
6		Signal	Inner 6	Conductive			0.7	8	4	0.19	54.03	101.32	
		Core		370HR; 1-1652; Rc=43% (5GHz)	4.2	5							
		Plane	GND2	Conductive			0.7						
		Prepreg		370HR; 1080; Rc= 66% (5GHz)	3.72	2.9							
8		Signal	Bottom	Conductive			2.2	8	4	0.43	53.5	98.11	
		Soldermask		Liquid Photoimageable	3.8	0.5							

Figure 1: Substrate with each signal layer adjacent to a reference plane.


SIGNAL INTEGRITY, PART 3 *continues*

Figure 2: Multiple signal layers (left), bottom layer and adjacent plane (right).

creating a clear return path and eliminating broadside crosstalk. Figure 1 illustrates a good stackup in this regard.

This brings us to the next issue: split planes and current return paths. With all signal layers turned on in your layout tool, it is difficult to see the wood for the trees. Figure 2 illustrates the dense routing of multiple signal layers viewed together (left)—confusing to the sharpest eye—and the bottom layer, with the adjacent plane (right). The best way to simplify this view is to determine which copper plane (either ground or power) that each signal layer is referenced to. Turn on that signal layer and plane layer to view simultaneously. You can then easily see traces crossing split planes. In this case, the thick traces are power so it is of little consequence. But, this could well be disastrous if a high-speed signal was to cross the split. This not only presents a signal integrity issue, but will generate extreme amounts of common-mode currents, which typically flow out I/O cables and cause electromagnetic compliance failure.

If digital signals must cross a split, in the power reference plane, a quick fix is to place one or two plane decoupling capacitors (100 nF) close to the offending signals. This provides a path for the return current between the two supplies (e.g., 3.3 V —||— 1.5 V). Al-

ternatively, if GND planes are used for the current return, then GND stitching vias should be placed close to each layer transition (via) to create a clear path for the return current. Fortunately, most high-speed designs have numerous decoupling capacitors that can usually provide the return path, without the addition of stitching vias.

Crosstalk can be coupled trace-to-trace, on the same layer, or can be broadside coupled by traces on adjacent layers. The coupling is three-dimensional. Traces routed in parallel and broadside cause greater amounts of crosstalk than those routed side by side. This is due to the width of the trace being much larger than the thickness, so more coupling occurs in the broadside configuration. Figure 3 shows how the coupling is increased in the broadside configuration (top). You can see the electric fields coupling between the traces and planes.

Also, these days many stackups use buildup microstrip layers top and bottom of the board. This can be very dangerous as one needs to take particular care of crosstalk caused by traces routed on the adjacent layers.

In Figure 4, the red lands are on the top layer and the yellow signal trace in one layer 2. The yellow trace goes directly beneath the top land and the high-speed signal is coupled to the land due to the extremely close proximity (3.4 mil)




Figure 3: Broadside coupling (top) compared to edge coupling (bottom).

of signal layers. Figure 5 shows part of the stack-up cross-section in the ICD Stackup Planner. In this case, both signal layers are referenced to the GND planes on layer 3.

Recently, I analyzed a design where the lands on the top layer connected to a WiFi module and the signal on layer 2 injected a random pulse into the module via this close coupling. The symptom was that the product ran for about an hour then all of a sudden missed a beat and had to be rebooted. Once this issue was fixed, the product then ran reliably for days without failure. Simple fix, but hard to find!

Crosstalk is also typically picked up on long parallel trace segments. These can be on the same layer or may also be broadside coupled from the adjacent layer. Fortunately, source synchronous busses have a unique immunity to crosstalk, provided that the ringing has settled by the time the bus is sampled by the clock. So there are two issues here:




Figure 4: Buildup microstrip layers—layers 1 and 2.

1. Keep parallel trace segments as short as possible to reduce coupling (crosstalk) unless you are using a synchronous bus. Space the groups of signals (e.g., address and data) by three times the trace width.
2. Always route the clock (or strobe) to the longest delay of the group of signals. This allows the data to settle before it is read by the clock.

In a previous column, [Matched Length Does Not Always Equal Matched Delay](#), I discussed matched length routing and how matched length does not necessarily mean matched delay. Flight time (propagation delay) varies depending on the dielectric material that the signal propagates in.

$$Flight\ Time = \frac{Length \times \sqrt{Er\ eff}}{c}$$

Eq. 1

Where c is the speed of light and “Er eff” is the effective dielectric constant.

In a microstrip configuration, the effective dielectric constant is dependent on the FR-4

Layer No.	Via Span & Hole Diameter	Description	Layer Name	Material Type	Dielectric Constant	Dielectric Thickness	Copper Thickness	Trace Clearance	Trace Width	Current (Amps)	Characteristic Impedance (Zo)	Edge Coupled Differential (Zdiff)	Broadside Coupled Differential (Zdbs)	Notes
		Soldermask		Dielectric	3.3	0.7								
1	0 4 0	Signal	Top	Conductive			2.2	10	5.5	0.55	70.13	121.01		Surface Traces & Pads
		Prepreg		Dielectric	3.7	3.4								
2		Signal	Inner 2	Conductive			0.6	10	4.5	0.18	53.5	99.23		Buried Microstrip
		Core		Dielectric	3.6	3								
3		Plane	GND	Conductive			0.6							

Figure 5: Layers 1 and 2 have only 3.4 mil separation and are prone to coupling.

SIGNAL INTEGRITY, PART 3 *continues*

material, the solder mask and the air above. In a stripline configuration, it is dependent on the FR-4 material above and below the trace. So, microstrip signals tend to travel faster than stripline as the effective ϵ_r is smaller. Also, an accordion or serpentine pattern will be faster than the equivalent straight trace, due to forward crosstalk. So this is not a simple calculation and requires a simulator to compare delays on different layers of the substrate.

Rather than matched length, one needs to compare the actual delay as the signals propagate through different materials in the substrate. This is done in order to determine the skew between clocks (or strobes) and the groups of signals they control. If you must assess using matched length, tighten the tolerance as this will still reduce the skew.

Routing critical signals between the planes can reduce emissions by 10 dB or more. There are four constraints to keep in mind:

1. Keep the mark-to-space ratio of the waveform equal as this eliminates all the even harmonics.
2. Route high-speed signals out from the centre of the board where possible, as any radiation will be in the opposite direction and will tend to cancel.

3. Route high-speed signals between the planes, fanout close to the driver (200 mils) dropping to an inner plane and route back up to the load again with a short fanout.
4. Use the same reference plane for the return signals, as this reduces the loop area and hence radiation.

Embedding signals between the planes also reduces susceptibility to radiation, as well as providing ESD protection. So, not only does this prevent noise from being radiated, but it also reduces the possibility of being affected by an external noise source.

In Figure 6, the noisy waveform produces high levels of electromagnetic emissions. With a maximum radiation of 56.94dB @ 7.5GHz, this well exceeds the FCC/CISPR Class B limit. Generally, this is due to unterminated transmission lines, excessive crosstalk or too much driver strength. Possible solutions to try are:

1. Reduce the driver current to the medium strength of 8mA.
2. Check for crosstalk, particularly on long segments.
3. Add series terminators.




Figure 6: Noisy waveforms increase radiated emissions.

Placing series terminators from the beginning will not hurt, as they can always be replaced by zero ohm resistors if not needed—not a great expense, but this can alleviate ringing problems. Terminators do however slow down the signal rise time.

If this noise is not constrained, at the source, then it will be coupled into nearby victim traces (crosstalk) and radiate to create more EMI. Apart from the issues of EMI, signal integrity and crosstalk, this noise can cause intermittent operation of the product due to timing glitches and interference, dramatically reducing the products reliability.

Points to Remember:

- Digital designs become less forgiving as edge rates and frequencies increase.
- Signal and power integrity issues, for instance, often manifest themselves as intermittent operation.
- The first thing to look at is the board stack-up. All signal layers should be adjacent to and closely coupled to an uninterrupted reference plane, creating a clear return path and eliminating broadside crosstalk. Figure 1 illustrates a good stackup in this regard.
- The best way to simplify a complex view is to determine which copper plane (either ground or power) each signal layer is referenced to. Then turn on that signal layer and plane layer to view alongside.
- If digital signals must cross a split in the power reference plane, decoupling capacitors can be placed close to the offending signals to provide a path for the return current between the two supplies.
- If GND planes are used for the current return, then GND stitching vias should be placed close to each layer transition.
- Crosstalk can be coupled trace-to-trace, on the same layer, or can be broadside coupled by traces on adjacent layers.
- Traces routed in parallel and broadside cause greater amounts of crosstalk than those routed side by side.
- Buildup microstrip layers can be very dan-

gerous, as one must take particular care of crosstalk caused by traces routed on the adjacent layers.

- Keep parallel trace segments as short as possible to reduce coupling crosstalk.
- Always route the clock to the longest delay of the group of signals. This allows the data to settle before it is read by the clock.
- Flight time varies depending on the dielectric material that the signal propagates in.
- If you must use matched length, tighten the tolerance as this will still reduce the skew.
- Routing critical signals between the planes can reduce emissions by 10dB or more.
- Embedding signals between the planes, also reduces susceptibility to radiation, as well as providing ESD protection.
- To avoid noise on waveforms, reduce the driver strength to the medium current, check for crosstalk, particularly on long segments, or add series terminators.

PCBDESIGN

References

1. Barry Olney: [Beyond Design: Practical Signal Integrity](#); [Beyond Design: Pre-Layout Simulation](#); [Intro to Board-Level Simulation and the PCB Design Process](#); [Beyond Design: Impedance Matching: Terminations](#); [Beyond Design: Matched Length Does Not Always Equal Matched Delay](#)
2. Howard Johnson: [High-Speed Signal Propagation](#)
3. The ICD Stackup and PDN Planner are distributed globally by www.altium.com



Barry Olney is managing director of In-Circuit Design Pty Ltd (ICD), Australia. This PCB design service bureau specializes in board-level simulation, and has developed the ICD Stackup Planner and ICD PDN Planner software. To read past columns, or to contact Olney, [click here](#).